



## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
 United States Patent and Trademark Office  
 Address: COMMISSIONER FOR PATENTS  
 P.O. Box 1450  
 Alexandria, Virginia 22313-1450  
 www.uspto.gov

\*BIBDATASHEET\*

Bib Data Sheet

CONFIRMATION NO. 9153

|                             |                                       |              |                        |                                    |
|-----------------------------|---------------------------------------|--------------|------------------------|------------------------------------|
| SERIAL NUMBER<br>10/733,095 | FILING DATE<br>12/11/2003<br><br>RULE | CLASS<br>716 | GROUP ART UNIT<br>2825 | ATTORNEY DOCKET NO.<br>250606-1020 |
|-----------------------------|---------------------------------------|--------------|------------------------|------------------------------------|

APPLICANTS

Wang-Jin Chen, Kaoshiong City, TAIWAN;

Chen-Teng Fan, Hsinchu, TAIWAN;  
 Cheng-I Huang, Hsinchu, TAIWAN; Ya-Yun Liu, Hsinchu, TAIWAN;

\*\* CONTINUING DATA *NONE HR*

\*\* FOREIGN APPLICATIONS *NONE HR*

IF REQUIRED, FOREIGN FILING LICENSE GRANTED \*\* SMALL ENTITY \*\*  
 \*\* 03/17/2004

|  |  |                               |                        |                       |                            |
|--|--|-------------------------------|------------------------|-----------------------|----------------------------|
| Foreign Priority claimed<br>35 USC 119 (a-d)<br>conditions met<br>Verified and<br>Acknowledged | <input type="checkbox"/> yes <input checked="" type="checkbox"/> no<br><input type="checkbox"/> yes <input checked="" type="checkbox"/> no <input type="checkbox"/> Met after<br>Allowance<br><i>Y. J. Chen</i><br>Examiner's Signature Initials | STATE OR<br>COUNTRY<br>TAIWAN | SHEETS<br>DRAWING<br>2 | TOTAL<br>CLAIMS<br>16 | INDEPENDENT<br>CLAIMS<br>3 |
|--|--|-------------------------------|------------------------|-----------------------|----------------------------|

ADDRESS  
 24504  
 THOMAS, KAYDEN, HORSTEMEYER & RISLEY, LLP  
 100 GALLERIA PARKWAY, NW  
 STE 1750  
 ATLANTA, GA  
 30339-5948

TITLE  
 I/O circuit placement method and semiconductor device

|                                   |   |   |
|-----------------------------------|---|---|
| FILING FEE<br><br>RECEIVED<br>385 | FEES: Authority has been given in Paper<br>No. _____ to charge/credit DEPOSIT ACCOUNT<br>No. _____ for following: | <input type="checkbox"/> All Fees<br><input type="checkbox"/> 1.16 Fees ( Filing )<br><input type="checkbox"/> 1.17 Fees ( Processing Ext. of time )<br><input type="checkbox"/> 1.18 Fees ( Issue )<br><input type="checkbox"/> Other _____<br><input type="checkbox"/> Credit |
|-----------------------------------|---|---|